| | | |
| 
| |
| |
Rob Ellis -- Sr. Design Engineer
Rob has 21 years of experience in VLSI component design, engineering management, and next generation memory subsystem research. Rob was a designer on the external cache chips for the Intel 486™, through the Pentium III™ processors and for the original Itanium™. Rob has managed teams responsible for chips from concept through RTL coding, circuit design, pre and post silicon validation. Rob holds a BSEE degree from Brigham Young University.
|
| |
© ADDMM 2008 | ALL RIGHTS RESERVED |